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Abstract
This paper reinterprets Amdahl’s law in terms of execution time and applies
this simple model to supercomputing. The systematic discussion results in
a quantitative measure of computational efficiency of supercomputers and
supercomputing applications, explains why supercomputers have different
efficiencies when using different benchmarks, and why a new supercomputer
intended to be the 1st on the TOP500 list utilizes only 12 % of its processors
to achieve the 4th place only. Through separating non-parallelizable contri-
bution to fractions according to their origin, Amdahl’s law enables to derive a
timeline for supercomputers (quite similar to Moore’s law) and describes why
Amdahl’s law limits the size of supercomputers. The paper validates that
Amdahl’s 50-years old model (with slight extension) correctly describes the
performance limitations of the present supercomputers. Using some simple
and reasonable assumptions, absolute performance bound of supercomputers
is concluded, furthermore that serious enhancements are still necessary to
achieve the exaFLOPS dream value.
Keywords: supercomputer, parallelization, performance, scaling, figure of
merit, efficiency
1. Introduction
Supercomputers do have a quarter of century history for now, see TOP500.org
(2016). The number of processors raised exponentially from the initial just-a-
few processors, see Dongarra (1992), to several millions, see Fu et al. (2016),
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and increased their computational performance (as well as electric power con-
sumption) even more impressively. Supercomputers provide their Rmax and
Rpeak parameters when running a benchmark using all their processors, but
when needing not all available processors of a supercomputer and running
programs other than benchmarks, they give not much hints for the effective
computational performance for the case in question. Amdahl’s law about
parallelly working systems introduces serious limitations on the joint perfor-
mance, so it is worth to scrutinize how Amdahl’s law can assist in finding
out execution time of a program as well as how it affected the operational
characteristics of supercomputers.
As discussed by P. J. Denning and T.G. Lewis (2017), ”Moore’s Law is
one small component in an exponentially growing planetary computing ecosys-
tem”. Using some simple assumptions, they prove that from more closely
Moore’s law is described by an S-curve rather than an infinite exponential.
Indeed, from the many components involved one can conclude different sat-
uration points. The fact that no more transistors can increase functionality
of the present processors in a reasonable way, caused a saturation about a
decade ago (and started the age of multi-cores, because density of transistors
is not yet saturated). Reaching the lithographic limits forced only introduc-
ing manufacturing tricks, but reaching the size of atoms will surely cause
a saturation, so the industry is about to prepare for the post-Moore era,
see IEEE (2017).
Supercomputers with ever bigger computational power are planned. As
shown below, Amdahl’s law represents another ”small component in an ex-
ponentially growing planetary computing ecosystem”.
2. Amdahl’s classic analyzis
The most commonly known and cited limitation of the parallelization
speedup (see Amdahl (1967), the so called Amdahl’s law) is based on con-
sidering the fact that some parts (Pi) of a code can be parallelized, some
(Si) must remain sequential. It was early given by Amdahl, although the
formula itself was constructed later by his successors. Amdahl only wanted
to draw the attention to the fact, that when putting together several single
processors, and using SPA, the available speed gain due to using large-scale
computing capabilities has a theoretical upper bound. He also mentioned
that data housekeeping (non-payload calculations) causes some overhead,
and that the nature of that overhead appears to be sequential.
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B) Realistic Amdahl case
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Figure 1: Illustrating Amdahl’s law for idealistic and realistic cases. For legend see text.
The classic interpretation implies three1 essential restrictions, but those
restrictions are rarely mentioned (an exception: Karp and Flatt (1990)) in
the textbooks on parallelization:
• the parallelized parts are of equal length in terms of execution time
• the housekeeping (controling the parallelization, passing parameters,
waiting for termination, exchanging messages, etc.) has no costs in
terms of execution time
• the number of parallelizable chunks coincides with the number of avail-
able computing resources
Essentially, this is why Amdahl’s law represents a theoretical upper limit for
parallelization gain. In Fig 1 the original process in the single-processor
system comprises the sequential only parts Si, and the parallelizable parts
1Another essential point which was missed by both Karp and Flatt (1990) and
P. J. Denning and T.G. Lewis (2017), that the same computing model was used in all com-
puters considered.
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Pi. One can also see that the control components Ci (not shown on the
left side of the figure) are of the same nature as Si, the non-parallelizable
components. This also means that even in the idealistic case when Si are
negligible, Ci will create a bound for parallelization, independently of their
origin.
2.1. Amdahl’s case under realistic conditions
The realistic case (shown in the right side of Fig 1) is, however, that the
parallelized parts are not of equal length (even if they contain exactly the
same instructions), the hardware operation in modern processors may exe-
cute them in considerably different times; for examples see Ve´gh et al. (2014)
and Hennessy and Patterson (2007), and references cited therein; the oper-
ation of hardware accelerators inside a core; the network operation between
processors; etc. One can also see that the time required to control paral-
lelization is not negligible and varying. This represents another performance
bound.
The figure also calls the attention to that the static correspondence be-
tween program chunks and processing units can be very inefficient: all as-
signed processing units must wait the delayed unit and also some capacity is
lost if the number of computing resources exceeds the number of parallelized
chunks.
It is much worse, if the number of the processing units is smaller than
that of parallelized threads: the processor must organize severals ”rounds”
for remaining threads, with all disadvantages of the duty of synchronization,
see Yavits et al. (2014); David et al. (2013). Also, the longer code chunks
Pi are, the higher is the chance to waste computing capacity of the process-
ing units which already finished their task. Note that here the programmer
(the person or the compiler) has to organize the job, in the spirit of Sin-
gle Processor Approach (SPA): at some point the single processor splits the
execution, transmits necessary parameters to some other processing units,
starts their processing, then waits termination of the started processings.
Real-life programs show sequential-parallel behavior, with variable degree of
parallelization, see Yavits et al. (2014) and even apparently massively par-
allel algorithms change their behavior during processing, see Pingali et al.
(2011). All these make Amdahl’s original mode non-applicable.
2.2. Factors affecting parallelism
Usually, Amdahl’s law is expressed with the formula
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S−1 = (1− α) + α/k (1)
where k is the number of parallelized code fragments, α is the ratio of the
parallelizable part to total, S is the measurable speedup. The assumption can
be visualized that (assuming many processors) in α fraction of the running
time processors are processing data, in (1-α) fraction they are waiting (all but
one). That is α describes how much, in average, the processors are utilized.
Having those data, the resulting speedup can be estimated.
A general misconception (introduced by followers of Amdahl) is to assume
that Amdahl’s law is valid for software only and that α contains something
like ratio of numbers of the corresponding instructions. Actually, Amdahl’s
law is valid for any partly parallelizable activity (including computer unrelated
ones) and α is given as the ratio of the time spent with parallelizable activity
to total time.
For a system under test, where α is not a priory known, one can derive
from the measurable speedup S an effective parallelization factor as
αeff =
k
k − 1
S − 1
S
(2)
Obviously, this is not more than α expressed in terms of S and k from
Equ. (1). So, for the classical case, α = αeff ; which simply means that in
ideal case the actually measurable effective parallelization achieves the theo-
retically possible one. In other words, α describes a system the architecture
of which is completely known, while αeff characterizes a system the per-
formance of which is known from experiments. Again in other words, α is
the theoretical upper limit, which can hardly be achieved, while αeff is the
experimental actual value, which describes the complex architecture and the
actual conditions.
αeff can then be used to refer back to Amdahl’s classical assumption
even in the realistic case when parallelized chunks have different lengths
and the overhead to organize parallelization is not negligible. Speedup S
can be measured and αeff can be utilized to characterize the measurement
setup and conditions, how much from the theoretically possible maximum
parallelization is realized.
Note that in the case of real tasks a kind of Sequential/Parallel Execution
Model, see Yavits et al. (2014), shall be applied, which cannot use the simple
picture reflected by α, but αeff gives a good merit of degree of parallelization
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Figure 2: Behavior of the effective parallelization αeff in function of overhead ratio (com-
pared to parallelizable payload execution length) and ratio of sequential part (compared
to total sequential execution time).
for duration of execution of the process on the given hardware configuration,
and can be compared to results of technology-dependent parametrized formu-
las. Numerically (1−αeff) equals with the f value, established theoretically
by Karp and Flatt (1990). In the case of supercomputer HW, it can measure
what fraction of running time spend processors with non-payload activity.
2.3. Applying αeff to Amdahl’s model
With our notations, in the classical Amdahl case on the left side in Fig. 1
S =
∑
i Si +
∑
i Pi
∑
i Si +maxi Pi
= 2 (3)
and
α = αeff =
∑
i Pi
∑
i Si +
∑
i Pi
= 3/4 (4)
Now we can compare effective parallelizations in the two cases shown in
Fig. 1. In the realistical case S = 10/7, which results in
αeff =
3
2
10/7− 1
10/7
= 0.45 (5)
The overhead and the different duration of the parallelized parts reduced the
effective parallelization drastically compared to the theoretically achievable
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value. Fig 2 gives a feeling on the effect of computer system behaviour on
effective parallelization. The middle region (marked by balls) is mentioned
by Amdahl as typical range of overhead. The asterisk in the figure shows the
”working point” corresponding to the values used in Fig 1.
One can see that effective parallelization drops quickly with both in-
creasing overhead and sequential parts of the program. This fact draws
the attention to the idea that through decreasing either the control time or
the sequential-only fraction of the code (or both), and utilizing the otherwise
wasted processing capacity, a serious gain in the effective parallelization can
be reached.
3. Efficiency of parallelization
The distinguished constituent in Amdahl’s classic analysis is parallelizable
payload fraction α, all the rest (including wait time, communication, system
contribution and any other non-payload activity) goes into the ”sequential-
only” fraction according to this extremely simple model.
When using several processors, one of them makes the sequential-only
calculation, the others are waiting (use the same amount of time). So, when
calculating the speedup, one calculates
S =
(1− α) + α
(1− α) + α/k
=
k
k(1− α) + α
(6)
hence the efficiency2 (how speedup scales with the number of processors)
E =
S
k
=
1
k(1− α) + α
(7)
The importance of producing more efficient parallelization manifests from
the very beginnings, see Table 1. It could be observed that supercomputers
having an order of magnitude higher number of processors should have an
order of magnitude lower value of (1−αeff ) to produce reasonable efficiency.
Ironically enough, the higher number of cores is accompanied with lower
efficiency, but at the same time, with better (1 − αeff) value. It looks like
2This quantity is almost exclusively used to describe computing performance of multi-
processor systems. In the case of supercomputers, Rmax
Rpeak
is provided, which is identical
with E
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Figure 3: Dependence of (1 − αeff ) on architectural solution of supercomputer in 2000
and 2016. Data derived using the HPL benchmark
they did seriously consider Amdahl’s very reasonable conclusion:” the effort
expended on achieving high parallel processing rates is wasted unless it is
accompanied by achievements in sequential processing rates of very nearly
the same magnitude” Amdahl (1967). The one (Intel Delta) which did not
enhance architecture, had tragically low efficiency.
4. Applying αeff to supercomputers
Comparing supercomputers having different architectures, processors, man-
ufacturers, number of processors, technological age, etc. is not easy at all.
In order to make different architectures comparable, with as low distortion
as possible, the same benchmark program HPL is used to qualify different
supercomputers, since the beginning of supercomputer era. The distortion
caused by the measurement device (the benchmark program) cannot be elim-
inated, but using the same benchmark causes the same distortion, so at least
makes makes performance of different supercomputers comparable.
It should be noticed (see Equ. (7)) that 1
E
is a linear function of the
number of processors, and its slope equals to (1 − α∆). This can be used
to quantitize how changes affecting any of the contributions to the non-
parallelizable part influence αeff . The numerical value calculated in this
way is quite near to the value calculated using Equ. (2), and so it is not
displayed in the figures.
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Table 1: Performance of Various Computers Using Standard Linear Equations (HPL) Software
at the beginning of the supercomputer age
Computer Model N proc Efficiency 1− αeff
Cray Y-MP C90 16 0.69 2.995E-02
NEC SX-3 2 0.91 9.890E-02
Cray Y-MP/8 8 0.87 2.135E-02
Fujitsu AP 1000 512 0.29 4.791E-03
IBM 3090/600S VF 6 0.94 1.277E-02
Intel Delta 512 0.03 6.327E-02
Alliant FX/2800-200 14 0.79 2.045E-02
NCUBE/2 1024 0.12 7.168E-03
Convex C3240 4 0.95 1.754E-02
Parsytec FT-400 400 0.55 2.051E-03
4.1. Architecture
αeff can also be utilized during supercomputer building, measuring exe-
cution times of the benchmark program using two different number of pro-
cessors. One can estimate value of α∆ even for the intermediate regions, i.e.
without knowing the execution time on a single processor (from technical
reasons, it is the usual case for supercomputers). From the value of α∆ the
efficiency of the planned supercomputer can be calculated3, and so from a
handful of processors one can find out if the supercomputer under construc-
tion will beat the No. 1 in TOP500.org (2016). It would be reasonable to
consider the experience: ”Virtually every practicing computer architect knows
Amdahl’s Law. Despite this, we almost all occasionally expend tremendous
effort optimizing some feature before we measure its usage. Only when the
overall speedup is disappointing do we recall that we should have measured
first before we spent so much effort enhancing it!” Hennessy and Patterson
(2007)
4.2. Supercomputer timeline
In supercomputers, the ”(apparently) sequential part” is technically of
different origin – and as will be shown below, can be separated to contribu-
tions of different nature –, but has the same effect on (1−αeff ) in the frame
3This of course assumes that αeff is independent of the number of processors, which
seems to be valid at this level of approximation.
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Figure 5: The trend of development of (1− αeff ) in the past 25 years, based on the first
three (by Rmax) and the first (by (1−αeff )) supercomputers in the year in question. Data
derived using the HPL benchmark.
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of the classic model. To scrutinize a possible dependency of (1 − αeff ) on
time, data covering 25 years of ”supercomputer age”, see TOP500.org (2016),
has been analyzed. The ratio of data Rmax and Rpeak provided E, and using
Equ. (7), (1−αeff ) has been calculated in function of time and ranking, see
Fig. 4. It looks like (1− αeff) changes in an exponential-like way, both with
time and with ranking in a given year.
In Fig. 5 (1−αeff ) values for the top 3 supercomputers (ranked by Rmax)
are displayed in function of time. The figure also contains diagram of the
best (ranked by (1 − αeff)) computer in the year, which confirms that high
computing performance strongly correlates with efficiency of parallelization.
Both methods lead to the same trend: the two regression lines shown in
the figure are calculated for the #1 by RMax and by (1−α), respectively. It
looks like this development path (independently of technology, manufacturer,
number and type of processors, etc.) shows a semi-logarithmic behavior over
a quarter century. It is able to forecast expected behavior of performance
in the coming years, in the same way as Moore observation does for single
processors.
One might think it is another appearance of Moore’s law. However, con-
sider that when calculating RMax
RPeak
, single-processor performance (clock fre-
quency and component density, etc.) consequences of the Moore-observation
are removed. What remains: how perfectly single-processors can work to-
gether.
For the first look it might be surprising to look for any dependency of
(1 − αeff) on year of construction. Consider, however, that it represents
the non-parallellizable fraction of execution time, and the need for higher
performance requires to increase the number of processors comprised. The
key is Eq. (7): RPeak increases linearly with k, and efficiency decreases ac-
cording to 1
k(1−αeff )
. Supercomputers need a large number of processors, so
the only way to put them together in an efficient and economic way, is to
decrease (1 − αeff). Moore’s law assures that in the same year a very sim-
ilar SPA technology is used by all manufacturers, so that computers from
different manufacturers can be compared. Amdahl’s law assures, that the
only way to build many-processor system with higher RMax from the same
single-processor components, is to reduce (1− αeff).
The architectural solution does not play a very important role here. As
Fig. 3 depicts, both major architectural technologies result (1− αeff ) in the
same order of magnitude, and (1−αeff ) raises with ranking of the computer,
12
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Figure 6: Correlation of ranking and αeff , derived using HPL and HPCG.
so some other factors may decide on ranking.
4.3. Benchmarking supercomputers
Benchmarks, utilized to derive numerical parameters for supercomputers,
are specialized programs, which run on the HW/OS environment provided
by supercomputer under test. One can use benchmarks for different goals.
Two typical fields of utilization: to describe the environment the supercom-
puter application runs in, and to guess how quickly an application will run
on a given supercomputer.
To understand operation of benchmarking, one needs to extend Amdahl’s
original model in such a way, that non-parallelizable (i.e. apparently sequen-
tial) part comprises contributions from HW, OS, SW4 and propagation
time (PT). Among this, SW represents what was assumed by Amdahl as
the total sequential fraction. As will be demonstrated in the discussion be-
low, in the age of Amdahl, other contributions could be neglected compared
to SW contribution. Notice the different nature of the contributions. They
have only one common feature: they all consume time.
Obviously, the (apparently) sequential fraction (1 − αeff ) cannot distin-
guish between (at least apparently) sequential processing time contributions
of different origin, even the SW (including OS) and HW contributions can-
not be separated. Similarly, it cannot be taken for sure that those contri-
bution sum up linearly. As long as computer components are in proximity
4This separation cannot be strict: for example Fu et al. (2016) utilizes 256+4 cores,
where 4 cores assist system functionality at processor level, see Dongarra (2016).
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in range mm, contribution by PT can be neglected. Real-life supercom-
puter applications and the ones used for benchmarking differ very much in
their contribution to the non-parallelizable fraction. Different benchmarks
provide different contributions to the non-parallelizable fraction of the exe-
cution time, so comparing results derived using different benchmarks shall
be done with maximum care. Since the efficiency depends heavily on the
number of cores, different configurations shall be compared using the same
benchmark and same number of processors (or same RPeak). Statements like
”the benchmark results for the HPCG benchmark reached only 0.3% of peak
performance, which shows weaknesses of the architecture with slow memory
and modest interconnect performance”, see US Government NSA and DOE
(2016), clearly show that HPC people are not aware of that in the case of
having about two orders of magnitude higher number of processors Amdahl’s
law itself restricts performance as experienced. Utilizing benchmarks with-
out considering this restriction would result in absolutely different rankings,
both for HPL and HPCG benchmarks.
If the goal is to characterize the supercomputer’s HW+OS system it-
self, a benchmark program should distort HW+OS contribution as little as
possible, i.e. SW contribution must be much lower than HW+OS contri-
bution. In the case of supercomputers, benchmark HPL is used for this goal
since the beginning of the supercomputer age. The mathematical behavior of
HPL enables to minimize SW contribution. TheHW+OS contribution can
also be lowered in such a way, as designers of Sunway do: they use 256+4
cores per processors, and 4 cores are dedicated to assist OS functionality,
see Dongarra (2016), thus reducing the duty of OS to deal with cores by two
orders of magnitude. In this way the resulting non-parallelizable fraction can
be attributed mostly to HW+OS implementation.
If the goal is to estimate the expectable behavior of an application, the
benchmark program should imitate the structure of the application; i.e. to
augment artificially the non-parallelizable fraction of the application to the
amount typical in most supercomputer applications. In the case of super-
computers, a couple of years ago HPCG benchmark has been introduced
for this goal, since ”HPCG is designed to exercise computational and data
access patterns that more closely match a different and broad set of important
applications, and to give incentive to computer system designers to invest in
capabilities that will have impact on the collective performance of these ap-
plications”, see HPCG Benchmark (2016). However, its utilization can be
misleading: the ranking is only valid for the HPCG application, and only
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utilizing that number of processors. This analysis reveals why supercom-
puter have two different rankings, see IEEE Spectrum (2017), based on two
different benchmarks: actually, αSWeff also contributes, so actually there are
as many efficiencies (and rankings) as many benchmarks.
4.4. Validating the αeff model for supercomputers
To validate the αeff model for supercomputers, one can compare parame-
ters and ranking derived using the HPL andHPCG, see HPCG Benchmark
(2016) benchmarks, see Table 2. For the items in the table HW/OS envi-
ronment (and so: the corresponding contributions to the non-parallelizable
time) is the same, the difference is caused by benchmark program structure.
The differences in efficiency values delivered by the two benchmarks clearly
show that efficiency differs by two orders of magnitude. The (1−αeff) values
give the explanation: the non-parallelizable fractions are 2-3 orders of mag-
nitude higher when measured using HPCG than when using HPL. It simply
demonstrates a benchmarking artefact: an improper bechmark is used.
This helps to understand supercomputer development timeline: in HPL
approach, all contributions are decreased as much as possible. In HPCG
approach the SW contribution dominates: (all values (1−αHPCGeff ) are nearly
equal, except those where (1 − αHPLeff ) is an order of magnitude higher be-
cause of the high HW contribution), and actually, the rest can be neglected.
According to Equ. (7), the increased (1−αeff ) value causes considerable dif-
ferences in the efficiency. For example, efficiencies of ’Cori’ and ’Oakforest’
differ by less than 10 % when measured using HPL and by more than 100 %
when measured using HPCG.
Benchmarks for a given supercomputer provide different RMax, depending
on value of (1−αSWeff ) of the benchmark. Fig. 7 displays some typical results,
using Taihulight as an example. (For other supercomputers the graphs are
similar, except that the same RPeak is produced using processors with dif-
ferent single-processor performance, and so because of the different number
of processors, the efficiency also changes.) Bubbles on the figure mark posi-
tions of measured RMax values, when using HPL and HPCG benchmarks,
for Taihulight and K computer, respectively. As noted above, in the case
of HPCG contribution of SW ”pulls down” the payload performance much
stronger in the case of Taihulight having much smaller (1− αHPLeff ), than in
the case of K computer.
As shown, building even bigger supercomputers has only sense for HPL
class applications. HPCG class applications enjoy just marginally better
15
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Computer Model HPL HPCG
Top500 2017 Efficiency (1− αeff) Rank Efficiency (1− αeff ) Rank
TaihuLight 0.742 3.273E-08 1 0.003 3.121e-5 4
Tianhe-2 0.617 1.991E-07 2 0.011 2.882e-5 2
Titan 0.649 9.656E-07 4 0.012 1.469e-4 7
Sequoia 0.853 1.096E-07 5 0.016 3.910e-5 6
Cori 0.503 1.590E-06 6 0.013 1.220e-4 5
Oakforest 0.544 1.507E-06 7 0.028 6.092e-5 3
K computer 0.932 1.040E-07 8 0.053 2.534e-5 1
Mira 0.853 2.191E-07 9 0.017 7.353e-5 10
Trinity 0.731 1.221E-06 10 0.016 2.043e-4 8
Table 2: ComparingHPL andHPCG benchmark results of some TOP10 supercomputers
payload performance than they would do on the same architecture equipped
with an order of magnitude less processors. Fig. 7 also helps to find out the
optimum size of supercomputer for a specific application.
In the light of this discussion, results derived utilizing HPCG as bench-
mark program give no direct information about hardware/software environ-
ment of the supercomputer : the contribution due to program structure (the
measuring device) is at least two orders of magnitude higher than the con-
tribution due to the HW/SW system (the device under test). The roles are
exchanged, and so the provided ’ranking’ is the result of a kind of round-off
effects, see the lack of correlation between the two rankings in Table 2 and
also in Fig. 6. (BTW: (1 − αeff) strongly correlates with ranking, both for
HPL and HPCG.)
AdoptingHPCG as benchmark enables hardware designers to utilize less
expensive (and at the same time: less performable) architectural solutions,
and the resulting HW will not be able to run HPL benchmark at some
reasonable speed and/or efficiency, because in that case the relatively high
HW contribution will dominate. The same statement from another point of
view: ”Designing a system for good HPL performance can actually lead to
design choices that are wrong for the real application mix, or add unneces-
sary components or complexity to the system” Dongarra (2017). In the case
of HPCG, however, an order of magnitude higher OS contribution or HW
contribution make no difference, and this benchmark does not honour devel-
opments in this direction, so the development of supercomputers will follow
a different path when directed by HPCG as benchmark. Developing technol-
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ogy directed by HPCG leads quickly and surely to dead-end street for high
number of processors, see Fig. 7, especially if Exascale HPC is targeted.
The typical efficiency of TOP supercomputers is about 1 % for bench-
mark HPCG. This means that supercomputers running application of class
HPCG make about 3-4 days payload work in a year. As discussed above,
contribution αSWeff is very different for different real-world applications, and
because of this, HPCG provides no real hints for the performance (HPL
provides even less: it describes HW+OS). Measuring, however, (1 − αeff )
and looking at graphs in Fig. 10 enables one to find the optimum RPeak for
optimum performance/price. At this point knowing values of contributions
αHW+OSeff and α
SW
eff would be a real advantage. At least approximately, the
first one describes the supercomputer, and the second one the application.
Just note that some dedicated measurements would enable to provide
better estimations for the contributions: making several dry (i.e. using the
correct time but making no action) system handling calls the slope of the (by
the present model, linear) dependency of (1−αeff ) on the number of system
calls would provide the contribution of OS, while the intercept delivers the
(HW+SW) fraction. Through changing the payload execution time, the
SW contribution can similarly be estimated, which finally enables to estimate
also HW contribution, which would be a real merit of HW.
4.5. Applications
In the case of benchmark programs (1−αeff ) is much lower, than in the
case of real-life programs. (Amdahl (1967) estimated the non-parallelizable
part to be above 20 %), i.e. about 2-3 orders of magnitude higher than
even that of the HPCG benchmark5. Because of this, efficiency of real-life
programs decreases even more strongly with number of processors, so it is
really worth to consider how many processors will provide optimum perfor-
mance/price.
Supercomputer applications must be tuned to be scalable with number
of processors. For this goal αeff can be utilized excellently. Before and after
some change in the program structure the execution time can be measured
using two different number of processors, and from those times αeff can
be derived. On the other side, using RMax
RPeak
of a particular supercomputer
5Just recall that the goal of HPCG is to provide a benchmark which behaves akin
a typical HPC application, rather than to characterize the supercomputer HW+OS
system.
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(identical with E in Equ. (7)) one can conclude efficiency (i.e. execution
time) of a particular application using that supercomputer. Practically this
would be the goal of utilizing HPCG.
5. Bounds on computing growth
”The nature of this overhead (in parallelism) appears to be sequential so
that it is unlikely to be amenable to parallel processing techniques. Over-
head alone would then place an upper limit on throughput . . . , even if the
housekeeping were done in a separate processor Amdahl (1967).
5.1. A new exponential law of computing growth?
In a recently published paper P. J. Denning and T.G. Lewis (2017) have
pointed out that in real systems the curves like Moore’s law describing com-
ponent density (so, maybe also the development of αeff with time, see Fig. 5),
will sooner or later saturate. Their analyzis reveals that the exponential na-
ture of the growth is the result of an interplay of many factors, and also that
such growth is better described by a ”logistic curve” which saturates after
reaching some point.
Moore’s law is formulated for several dependencies. In that case a satura-
tion point already reached: since cca. 2005 no more transistors can be added
to a CPU in a reasonable way. For number of transistors in a chip Moore’s
law still persists, but not any more for number of transistors in a processor.
Similar turning point was experienced with the manufacturing technology
(lithograhic size) and is expected to occur with the atomic nature of tech-
nological materials. The saturation value, however, is not yet known and is
different for the different reasons.
5.2. Limitations of building larger supercomputers
Fig. 5 shows up a behavior very similar to that of Moore’s law, (it looks
like that (1−αeff ) decreases year-by-year by a factor of cca. 1.5). Some rea-
sons can also be seen why also this behavior is not without limitations. Using
some reasonable assumptions about the different contributions to the non-
parallelizable fraction mentioned above, their order of magnitude can be esti-
mated, and also some saturation values can be forecasted. It is interesting to
note that in the ”Summary Report of the Advanced Scientific Computing Ad-
visory Committee (ASCAC) Subcommittee”, see US Department of Energy
(2010), the feasibility of building supercomputers of arbitrary size (in the
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RPeak values are denoted by a bubble.
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sense whether any physical law or computer science principle restricts the
achievable computing throughput) remained out of scope. Quite similarly,
the European Union’s Action Plan, see European Commission (2016), as-
sumes no limitations, rather that ”With a differentiated strategy and suffi-
cient investment and political will, Europe can be a global player in HPC”.
For calculating bounds based on our extended model data published
by Dongarra (2016) are used. The 13,298 seconds benchmark runtime on the
1.45 GHz processors means 2 ∗ 1013 clock periods. The absolutely necessary
non-parallelizable activity is to start and stop the calculation. If starting and
stopping a zero-sized supercomputer without OS could be done in 2 clock
periods, then the absolute limit for (1− αeff) would be 10
−13.
If one considers a cca. 100 meter sized computer having 1 GHz cores,
the signal round trip time is cca. 10−6 seconds, or 103 clock periods, and a
network message can be estimated to be of length 10−5 seconds (including
operating time of HW), or 104 clock periods. So, the absolute limit for
(1−αeff) of a computer with realistic size, but no operating system is 10
−9.
We need to use, however, an operating system. If one considers context
change with its consumed 104 cycles, the absolute limit is cca. 10−9, on a
zero-sized supercomputer. In addition, millions of cores must be manipulated
through the system call, which contribution increases linearly with the number
of cores and contribution from OS can be dominant at high number of cores.
This is why designers of Sunway dedicated 4 cores per processor Fu et al.
(2016) to reduce this dependence by two orders of magnitude. As discussed,
the application itself produces some non-payload activity, which can be as-
sumed also to be at least in the range of 104-105 clock cycles.
It is probably a realistic estimation, that contributions of HW, OS, PT
and SW (the application itself) can sum up to at least 105 clock cycles, re-
sulting in a 10−8 absolute limit for (1−αeff). Although it is a very rough esti-
mation, it is worth to compare it to the value 3.3∗10−8, calculated from data
published by Dongarra (2016) for the Taihulight supercomputer, see Fu et al.
(2016), (and also shown in Fig. 5).
As it is known from textbooks, according to Amdahl’s law, the available
maximum speedup (the apparent computing throughput) is given by 1
1−α
, i.e.
for the derived limiting value is about 108. This should be multiplied with
the computing throughput of a typical processor used in supercomputers,
typically 10 Gflop/s. This results in 1018 flop/s, i.e. about the ”dream
limit”, targeted by several supercomputer building teams. To increase this
product, either the single-processor performance must be increased or (1−α)
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decreased, or both. In the case of benchmark HPCG 1
1−α
is in the order
of magnitude 10−5 (see Table 2), and correspondingly the upper limit for
computing throughput is 0.001 Eflop/s. This means that for the ”broad
set of important applications” HPCG Benchmark (2016) the ”dream limit”
cannot be achieved at all, and even for the much less broad set of applications
of class HPL it is questionable.
5.3. A new experimental evidence
A nice evidence was provided by the new supercomputer appearing in
the 2017 November list, that the theoretical bound achieved. As it could
be quessed, the constructors bought 20M processors to build the new #1
supercomputer, with nominal performance RMax = 229 Pflop/s, twice more
than that of Taihulight. The provided benchmark data (E = 0.679 and
RMax = 19.136 Pflop/s, measured using 2.4M cores only), however, qualified
them to catch the 4th position only. If they could keep the same efficiency and
would use all cores, they should have RMax = 155.3 Pflop/s, a new world
record. It is a big question, if ”The system’s 19,860,000 cores represent
the highest level of concurrency ever recorded on the TOP500 rankings of
supercomputers”, see TOP500 (2017), why did they participate in the race
with using only 12 % of the cores. Why they did not want to be the #1?
The analysis above gives the answer: even if we assume that effective
parallelism will not be worse due to the higher number of processors, the
efficiency would drop to E10M = 0.21, and this efficiency would drop out from
the average value cca. 0.73 calculated for the TOP25 supercomputers, see
Fig. 8. Even with this low efficency, RMax = 48 Pflop/s could be produced,
qualifying them to catch the 2nd position. However, increasing the number
of cores increases the looping delay and causes to increase magnitude of
value of (1 − αeff,10M ). The measurement conditions are not known, so
the amount of increase can only be guessed. If (1 − αeff ) would increase
by a factor of 2, Gyoukou could take position 3 with E10M = 0.116 and
RMax = 26.56 Pflop/s. If it would increase by a factor of 5, Gyoukou could
take position 10 with E10M = 0.05 and RMax = 11.45 Pflop/s. If it would
increase by a factor of 8, Gyoukou could take position 14 with E10M = 0.032
and RMax = 7.38 Pflop/s.
As discussed, (1 − αHPCGeff ) is about two orders higher than (1 − α
HPL
eff ).
Since values (1 − αHPLeff ) are nearly the same for Tianhe-2 (MilkyWay-2) in
the 2nd position and Gyoukou in the 4th position, and also the number of
processors are approximately the same, one can assume (1 − αHPCGeff,2.4M) =
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TOP500 Computer Model N proc (1− αeff) Efficiency at (1− αeff) at
rank 2017 in 2017 1 exaFLOPS 1 exaFLOPS
1 TaihuLight 10649600 3.273E-08 0.265 4.11E-09
2 Tianhe-2 3120000 1.991E-07 0.081 1.09E-08
3 Piz Daint 361760 8.094E-07 0.080 2.05E-08
4 Titan 560640 9.656E-07 0.048 2.62E-08
5 Sequoia 1572864 1.096E-07 0.105 2.21E-09
6 Cori 622336 1.590E-06 0.027 4.43E-08
7 Oakforest-PACS 556104 1.507E-06 0.029 3.75E-08
8 K computer 705024 1.040E-07 0.133 1.17E-09
9 Mira 786432 2.191E-07 0.055 2.21E-09
10 Trinity 301056 1.221E-06 0.029 1.35E-08
Table 3: RPeak
RMax
of present TOP10 supercomputer architectures upgraded with more cores
to provide 1 exaFLOPS, or the (1 − αeff ) to be achieved to keep their present efficiency.
Data are derived using the HPL benchmark.
3 ∗ 10−5 for Gyoukou. Using assumptions similar to the ones used for HPL,
E10M = 0.0017, RHPCG,10MMax = 0.39 Pflop/s. Oakforest at the 9th position
also has RHPCG,0.56MMax = 0.385 Pflop/s, i.e. nearly the same payload per-
formance, but using only 35 times less processors or 9 times less nominal
performance. That is: less is more, because of Amdahl’s law.
This analyzis provokes the question: how much is it realistic to plan
building even larger SPA supercomputers?
5.4. Forecasts for exaFLOPS supercomputers
From TOP500 data RMax values in function of RPeak can be calculated,
see Fig. 9 (i.e. virtually the number of processors is changed for the different
configurations). Since the efficiency values differ by orders of magnitude, the
behavior of efficiencies changes drastically between the two benchmarks. The
reported (measured) efficiency values are marked by bubbles on the figures.
The pre-last column of Table 3 displays the RMax
RPeak
value for the first ten
(as of 2017 July) supercomputers on the TOP500 list, if they were upgraded
with more cores to provide 1 exaFLOPS. (For the trend of HPL efficiency
see Fig. 8. Probably, there is not much sense to build supercomputers with
efficiency below one percent, but the fact that benchmarkHPCG is accepted
as a new metric for ranking supercomputer systems, seems to contradict to
it.)
Fig. 9 also underlines importance of benchmarking: benchmark HPCG
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produces not only drastically lower efficiency values, the nature of efficiency
also changes: while on the left side increasing RPeak by two orders of mag-
nitude triggers less than two orders of magnitude decrease in efficiency, on
the right side the efficiency decreases more than two orders of magnitude.
Similarly to the case shown in Table 1: putting more processors in an archi-
tecture, without making efforts for enhancing αeff results in tragically low
efficiency.
Fig. 10 shows absolute computing performance RMax for some of TOP10
supercomputers. When calculating the diagram lines, virtually the number
of processors were varied. The actual value is denoted by a bubble. As
expected, RMax for Taihulight seems to saturate around .35 exaFLOPS, for
the rest of supercomputers at much lower values.
One can also calculate from reverting Equ. (7) what enhancement in
(1−αeff ) would be necessary for those configurations to achieve 1 exaFLOPS
and at the same time to keep their present RPeak
RMax
, keep their present efficiency,
see the last column of Table 3. For deriving the results, benchmark HPL
was assumed. As from Fig. 8 can be concluded, for future supercomputers
achieving RMax
RPeak
around 0.73 can be expected6, the development will have to
target reducing (1− αeff).
In the light of the analyzis above the primary candidates to deliver 1
exaFLOPS are the supercomputers which are able to produce presently
(1− αeff ) around 10
−8. To achieve considerably lower (1− αeff), all contri-
butions mentioned in our model must be considerably lowered. The physi-
cal size (mainly due to need of cooling) can hardly be decreased, although
3D arrangements can help also here. The present layering of computing
stack requires context change, starting(preparing)/stopping an application
is inevitable and the linearly increasing contribution of OS due to the large
number of cores must be eliminated. Lowering only one of these contribu-
tions is useless. That is, at least the physical size (speed of the light) really
puts an upper bound to supercomputers performance.
At least if utilizing Single Processor Approach persist. Shall we also
prepare for a post-Amdahl era? As Markov (2014) pointed out, in computing
the limitations are also limited. This holds also for supercomputing: with
introducing cooperating processors, see Ve´gh (2016) and reasonable layering,
see J. Ve´gh (2017), the landscape changes drastically.
6Provided that HPL benchmark will not be replaced by HPCG
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5.5. Is perfectness the common reason?
The number of similarities between the present law depicted in Fig. 5
and Moore’s law suggests to find some common reason. An interesting idea
is that in both cases a kind of ”perfectness” is approached. The goal to
be achieved in the case of Moore’s law is infinitesimally small component
size, in the case of parallelization infinitesimally small non-parallelizable part.
Both dependencies show exponential behavior, and as presented, both of
them will behave (sooner or later) as a logistic curve. These laws are able
to forecast the expected behavior of performance in the coming years, and
serious consideration must be given to their scope of validity.
6. Conclusion
The paper validated that Amdahl’s 50-years old model (with slight ex-
tension) correctly describes operation of parallelized computing systems, pro-
vided that the meaning of terms used in the model are properly interpreted.
Originally, Amdahl’s law was interpreted for SW contribution only, corre-
sponding to that-time stage of technology: compared to the contribution of
SW to the non-parallelizable fraction of the model, the rest of contributions
were negligible. The development of technology (including different kinds
of accelerators, appearance of networked communication inside and among
chips, need for cooperation of several processors in forms of grids, MCPs
and supercomputers, etc.) lead to forgetting this universal law.
The law has been reformulated, now explicitly giving time dimension
to the terms. It was also emphasized, that – as suggested originally by
Amdahl – all contributions which are not parallelizable, will appear as (at
least apparently) sequential fraction. Although those latter contributions
are not summed up linearly (some sequential contributions may be partly
parallel with each other), these two main classes of contributions can serve
as a proper base for understanding parallelism in modern computer systems.
The case of analyzing load balancing compiler, see Ve´gh and Molna´r
(2017), is closest to the original assumptions of Amdahl. Contribution of
SW is in the order of several percents, HW does not contribute too much
at those low number of cores, and OS makes contribution which is low and
not separable from that of SW.
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In the case of analyzing communication inside chip Ve´gh and Molna´r
(2017) a mixture of HW, SW and OS and propagation delay time con-
tributes to the non-parallelizable fraction. The latter one is not really signif-
icant inside chip, but might even be dominant if analyzing systems connected
through some kind of network, with all subtleties of networks. Here even non-
parallelizable contributions are distributed among communicating cores, and
because of this, resulting non-parallelizable fraction is one order of magnitude
lower than in the previous case.
When analizing supercomputers having largely different number of pro-
cessors, the real nature of of Amdahl’s law can be studied and understood. In
that case both the propagation delay (dozens of meters instead of several mi-
crons) and the number of processors (millions rather than dozens) is bigger,
by several orders on magnitude, than in the case of ”normal” systems. Us-
ing the excellent public database TOP500.org (2016), the assumptions of the
model could be thoroughly tested. At the beginning of the supercomputer
age, SW dominated the non-parallelizable fraction. The need for producing
ever more effective assemblies of ever more processors directed the develop-
ment in such a way that all contributions had to be minimized to achieve
reasonable efficiency. This method of development covered that the initially
dominant SW gradually gave place for the other contributions. Although
utilizing very sophisticated methods of HW and SW engineering enabled
to reduce nearly all contributions (and in principle further improvements are
possible), the propagation delay is limited by speed of the light: finite phys-
ical size of components and their energy dissipation. Because of this, until
technology changes, the maximum performance of supercomputers cannot
break this theoretical barrier.
One can really conclude that Amdahl’s law is really a very basic law of
computer science and if its underlying model also considers the propagation
delay, it correctly describes all experiences and issues of parallel operations,
including the cutting edge supercomputing systems. The model provides sur-
prisingly good numerical values for all published performance data, although
dedicated measurements are needed to pinpoint role, size and interaction of
components in the suggested model.
Results about forecasting parameters of future supercomputers are espe-
cially important. Amdahl’s law, using model extended as described above,
correctly forecasts performance limitations, both of supercomputer applica-
tions and of supercomputer architecture itself. Using that model, the ab-
solute performance bound of supercomputers was concluded, furthermore it
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was pointed out that serious enhancements are still necessary to achieve the
exaFLOPS dream value. One should notice again, as was also emphasized by
Amdahl: conclusions and calculations are only valid for computers built in
SPA. Introducing new computing principles (or at least using less restrictive
interpretation of the classic ones) may invalidate the contents of this chapter
and open a new chapter of computing.
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